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Abstract— New transistor architectures such as fully depleted
silicon on insulator (FDSoI) MOSFETs and FinFETs have been
introduced in advanced CMOS technology generations to boost
performance and to reduce statistical variability (SV). In this
paper, the robustness of these architectures to random telegraph
noise and bias temperature instability issues is investigated
using comprehensive 3-D numerical simulations, and results are
compared with those obtained from conventional bulk MOSFETs.
Not only the impact of static trapped charges is investigated,
but also the charge trapping dynamics are studied to allow
device lifetime and failure rate predictions. Our results show
that device-to-device variability is barely increased by progressive
oxide charge trapping in bulk devices. On the contrary, oxide
degradation determines the SV of SoI and FinFET devices.
However, the SoI and multigate transistor architectures are
shown to be significantly more robust in terms of immunity
to time-dependent SV when compared with the conventional
bulk device. The comparative study here presented could be of
significant importance for reliability resistant CMOS circuits and
systems design.
Index Terms— Device modeling, FinFET, fully depleted
silicon on insulator (FDSoI), nanoscale MOSFETs, reliability,
variability.
I. INTRODUCTION
D ISCRETENESS of charge and matter is a major concernin contemporary and future CMOS technology genera-
tions. The Poisson statistics of the number of dopants and
trapped charges determining the behavior of electronic devices
makes the statistical variability (SV) increasingly important
with scaling [1]. A viable solution to the variability problems
is the replacement of the bulk MOSFET with new device
architectures including fully depleted silicon on insulator
(FDSoI) and FinFET [2], [3]. The improved gate control in
FDSoI MOSFETs and FinFETs allows a drastic reduction of
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Fig. 1. Planar devices bulk, FDSoI (top) and 3-D fin (bottom) FET
architectures, showing electron densities at VG = VT when affected by SV
RDF, LER and FWR.
the channel doping and effective suppression of the random
dopants fluctuations (RDFs), which is the major variability
source in conventional bulk MOSFETs. However, these novel
architectures are not completely immune to variability since
important sources of SV, including line edge roughness (LER)
and metal gate granularity (MGG) [4], [5], contribute to the
dispersion in the electrical performance. Fig. 1 shows the effect
of these major variability sources on the bulk, SoI, and FinFET
transistors.
Beside the intrinsic (or time zero) SV, a time-dependent
source of variability is the trapping of discrete charges at the
interface or in the gate oxide. During the device operational,
charges can be injected from the channel and captured into an
existing or newly created oxide traps leading to phenomena
such as random telegraph noise (RTN) and bias temperature
0018-9383 © 2013 IEEE
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instabilities (BTI). These are manifested in nanoscale devices
as discrete and stochastic shifts in the threshold voltage VT ,
and are responsible for the time evolution of the SV, which in
turn can result in stochastic circuit failures [6]–[8].
Several papers have reported simulation studies comparing
the sensitivity with SV of bulk [4], FDSoI [12], and FinFET
transistors [5]. Recently, an increasing interest on reliability
phenomena in nanoscale devices has resulted in the publication
of a large number of experimental and simulation studies
aiming to understand the interplay between the SV and the
reliability in conventional bulk MOSFETs [9], [10]. However,
very few papers address the interplay between the SV and
the reliability in FDSoI transistors and FinFETs [11], [12].
In addition, to the best of our knowledge, all the published
modeling and simulation studies only consider frozen–in–time
interface charge trapping.
In this paper, we present a comprehensive simulation study
of oxide reliability in the presence of SV in bulk, and FD-SoI
MOSFETs and in SoI-FinFET. The latter will be named simply
FinFET in the rest of this paper. By considering single-charge
trapping and multiple traps degradation, we address both the
RTN and BTI phenomena. Furthermore, using a kinetic Monte
Carlo algorithm, we analyze the dynamic charging of oxide
traps in the three architectures and estimate their lifetime
statistical distribution.
II. SIMULATION METHODOLOGY
This paper is carried out using the GSS 3-D drift-diffusion
simulator GARAND, which deploys density gradient quantum
corrections in resolving accurately the impact of individual
discrete charges [13]–[15]. The simulator has been extended to
simulate the impact discrete oxide charge trapping on device
performances. Each trap is defined by its position (xT , yT ,
and zT ), cross section σT , and energy level ET . In this paper,
we consider traps uniformly distributed at the channel/oxide
interface. We also use fixed values for σT = 10−14 cm2 and
ET = 3.2 eV.
To allow the simulation of dynamic charge trapping
(Section IV), we have developed a kinetic Monte Carlo
algorithm, which is coupled to GARAND, as described in
[16] and [17]. At particular bias conditions, the average capture
times <τc> are computed for each trap adopting the tunneling
model proposed in [18] and shown in Fig. 2. An exponential
prefactor is introduced for modeling a multiphonon-assisted
charge injection [18], [19] allowing to reproduce the temper-











J (x, y)dxdy. (1)
E A is the multiphonon activation energy and is considered
constant (0.6 eV) in this paper [20]. The tunneling current den-
sity J (x, y) reaching each trap is obtained through a Wentzel–
Kramer–Brillouin (WKB) approximation. This average time
constants are used as input rates in the kinetic Monte Carlo
engine, designed to choose stochastically the trap to be filled
and the time interval between each charge capture [21].
The template transistors used in this paper have 22-nm
channel length and are designed to meet the requirements
Fig. 2. Capture time evaluation methodology. (a) Time constant involved.
(b) WKB integration on energy. (c) WKB integration on trap cross section.
Fig. 3. Uniform device ID–VG characteristics at low/high-drain voltage.
Devices are matched in terms of linear on-current and threshold voltage,
suitable for comparing RTN and BTI related performance.
TABLE I
DEVICES AND SV PARAMETERS
for the 20-nm CMOS technology generation. To provide a
fair comparison in terms of reliability and variability, we have
calibrated the three structures to have the same nominal gate
capacitance. Therefore, the gate oxide thickness is the same
for the three devices (tox = 1.2 nm). The channel width is
equal to W = 60 nm for the planar structures and the active
fin perimeter defined 2HF+WF is also 60 nm. The FDSoI
device features a 6-nm silicon layer over a 10-nm thick oxide
box. The FinFET device has a width (W ) over depth (H ) ratio
equal to 10/25 and a 20-nm thick oxide box. The transistor
design parameters are summarized in Table I and the average
transfer characteristics of the three transistors in both linear
and saturation regimes are shown in Fig. 3.
SV is introduced using RDF and LER, implemented as
in [14]. For the FinFET, both the gate LER (GLER) and the
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Fig. 4. (a) and (b) Uniform devices conduction band profiles and electron
concentration for a vertical cut in the middle of the device at VG = Vt and
0.8 V. It is worth noticing that the bigger part of voltage drop is supported
by oxide boxes. (c) Electron concentration in a vertical plane across the fin at
VG = 0.8 V. Notice the enhanced confinement in the corners; nevertheless,
due to the rectangular shape of our simulated device the electric field does
not increase in these regions.
Fig. 5. Threshold variability due to the three considered variability sources.
Note that bulk devices suffer a much bigger dispersion in VT due to random
dopants in the channel. The matching factors Av are shown in Table II.
fin LER (FLER) [11] are considered. In the remaining of this
paper, both GLER and FLER will be simply addressed as
fin width roughness (FWR). We assume that metal gate last
process and/or careful gate material selection can eliminate
the MGG related variability.
III. RESULTS AND DISCUSSION
A. Threshold Voltage Shift Variability
The conduction band edges and the relative electron con-
centrations in the middle of the channels for the three types
of transistors are shown in Fig. 4 at threshold and at high-
gate voltage (VG = 0.8 V). It is clear that the bulk MOSFET
exhibits higher electric field in the gate oxide and a more con-
fined inversion layer (with a centroid closer to the interface)
with respect to the other two architectures. It is worth noticing
that the charge centroid of the inversion layer of the FDSoI
transistor and the FinFET gets closer and closer to the channel
interface with the increase in VG [22], [23]. For the FinFET,
the 2-D map of electron concentration in Fig. 4(c) shows
the enhanced quantum confinement around the fin corners as
in [11].
Fig. 5 shows the impact of SV on VT for: due to the lack of
random discrete dopants in the channel, FDSoI and FinFET
exhibit much greater immunity to variability when compared
with the bulk MOSFET. It is worth noting that the sensitivity
TABLE II
AV COEFFICIENT IN MV·μM−2 FOR THE THREE DEVICES WITHOUT
TRAPS, WITH NT = 5 × 1011 CM−2 AND NT = 1012 CM−2 USING
AV = SQRT(2)*SIGMA(VT)*SQRT(GATE AREA)
Fig. 6. Threshold voltage shifts due to a single random trap (a) as a function
of position along the channel for the three architectures and (b) across the fin
for the FinFET.
of FinFET to FWR leads to a slightly higher σ VT with respect
to FDSoI.
Fig. 6(a) shows the VT shifts induced by a single trap
as a function of its position along the channel length in
ensembles of 100 atomistic transistors at low drain bias. The
bulk MOSFET exhibits the highest sensitivity, with maximum
threshold voltage shifts close to 30 mV for traps located at
the channel center. The trap impact on threshold voltage is
significantly lower for FDSoI and FinFET devices, showing a
maximum VT close to 15 and 7 mV, respectively. The large
dispersion observed for bulk devices is mainly due to random
dopants in the channel, leading to a percolative conduction
between the source and drain [24]–[26]. Fig. 6(b) shows the
VT shifts induced by a single trap as a function of its position
along the fin width. Clearly, the fin corners are most sensitive
to individual charge trapping. This explains why it is beneficial
to round the corners of the fin to enhance the reliability.
Because the BTI oxide degradation in realistic conditions
is due to many trapped charges [8], [9], we have studied how
the impact of each single trapped charge is modified by the
presence of other trapped charges [16]. Fig. 7(a) and (b) shows
that the cumulative distribution of VT shifts due to each single
trapped charge is barely affected by the amount of already
trapped charges in the oxide [5 × 1011 cm−2 and 1012 cm−2
in Fig. 7(a) and (b), respectively]. This result holds for all
the three analyzed architectures. It is interesting to note that
the percolative conduction in the bulk MOSFET gives rise
to the exponential distribution of VT shifts. On the contrary,
for the other two architectures, the threshold shifts have a
bounded distribution due to the absence of random dopants in
the channel. These results confirm that FinFETs and planar SoI
MOSFETs are more robust to charge trapping. In particular,
the SoI structure results the less sensitive to charge trapping
as a consequence of the absence of the fin corner effects.
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Fig. 7. Threshold voltage shifts cumulative distributions induced by each
random trap in presence of a Poissonian number of traps evaluated at
(a) NT = 5 × 1011 cm−2, (b) NT = 1012 cm−2, and (c) NT = 1012 cm−2
without variability. Averages (VT ) and standard deviation σ(VT ) are noted
for [bulk, FDSoI, and FinFET]; the same notation will be used in all the
following: (a) (VT ) = [2.4; 2.3; 2.2] mV, σ(VT ) = [3.8; 1.1; 1.3] mV,
(b) (VT ) = [2.3; 2.3; 2.2] mV, σ(VT ) = [3.8; 1.1; 1.4] mV, and
(c) (VT ) = [2.1; 2.3; 2.3] mV, σ(VT ) = [1.9; 1.1; 1.4] mV.
Fig. 8. Total threshold voltage shifts cumulative distributions induced by
a Poissonian number of traps evaluated at (a) NT = 5 × 1011 cm−2,
(b) NT = 1012 cm−2, and (c) NT = 1012 cm−2 without variability. Averages
and standard deviation: (a) (VT ) = [12; 11; 10] mV, σ(VT ) = [8.7;
5.6; 5.8] mV, (b) (VT ) = [21; 22; 21] mV, σ(VT ) = [14; 8.4; 8.5] mV, and
(c) (VT ) = [19; 22; 21] mV, σ(VT ) = [8.5; 8.3; 8.7] mV.
To highlight the important role played by random dopant
fluctuations on the dispersion of the threshold voltage shifts,
we have repeated simulations (for a trap density of 1012 cm−2)
without variability sources. The obtained results are shown in
Fig. 7(c) and highlight that 3-D electrostatic plays a main role
in VT dispersion for the FDSoI MOSFETs and FinFETs,
whereas RDF is mainly responsible for the large exponentially
distributed VT in Bulk MOSFETs.
Fig. 8(a) and (b) shows the distribution of VT induced
by a Poissonian number of charged traps corresponding to an
average 5 × 1011 and 1012 traps per cm2. Fig. 8(c) shows the
same distribution of trapped charges as Fig. 8(b), but without
SV. Although the average impact of traps is the same for
both planar devices, the dispersion is wider for bulk devices
due to traps interaction with RDF [16]. It is worth noting
out that when increasing the trap density, the average VT
impact remains identical for planar devices but the dispersion
increases up to 47% for the FDSoI but only 27% for the bulk.
This is because at high degradation levels, random traps start
to have the same impact in FDSoI as random dopants in bulk
in inducing fluctuations in the channel potential and, in turn,
Fig. 9. Capture time as a function of position (a) along the channel at
VG = 1 V for the three architectures and (b) across the fin for the FinFET.
giving rise to a percolative behavior in the source-to-drain
conduction. FinFET and FDSoI exhibit similar sensitivity to
multiple trapped charges. As our channel area is not squared,
the matching factors have been shown in Table II for the initial
VT dispersion, and for the two investigated trap densities;
as expected, the matching factor increase for NT = 1012
cm2 is only 8.8% for the bulk, whereas it reaches 55% and
45.7% for FDSoI and FinFET. Note that in this paper, we are
neglecting the higher trap concentration on the fin walls due to
the <110> crystal orientation [27]. In this respect, the results
here reported may be regarded as the upper limit of the benefits
of FinFET over planar MOSFETs, in terms of reliability.
B. Dynamic Degradation Variability
In the previous section, we presented the results concerning
the static impact of single and multiple trapped charges on
the threshold voltage shift distribution of the three transistor
architectures under comparison. In this section, we extend
the study to consider the trap dynamics to model the time
evolution of the BTI-induced variability.
Fig. 9(a) shows the distribution of capture time constants
as a function of trap position along the channel length for the
simulated ensembles of microscopically different devices. The
difference between the FDSoI and the bulk time constants is
due to both the field intensity and carrier concentration at the
interface, as shown in Fig. 4. The lack of RDF in the FDSoI
device results in a narrower distribution along the channel. For
the FinFET, both the field and carrier concentration near the
interface are far lower compared with the planar transistors.
Moreover, the spatial distributions of these values vary a lot
depending on trap position; in particular, Fig. 9(b) shows that
the time constants and their dispersion are widely different for
fin sides, top, and corners regions.
Fig. 10 shows the cumulative distribution of capture times
for the three device architectures at VG = 1 V, with and
without SV. The geometry of the FinFET gives not only rise
to a wider dispersion, but also to two different features in
the distribution, due to traps located at the fin edges and
at fin top, respectively: 1) the dispersion of the statistical
distribution at low capture times becomes larger and 2) a new
well-defined tail appears at high capture times due to corner
traps. Please note that the dispersion of time constants in the
bulk device is only partially due to the random dopants [17],
largely screened at high gate biases, but also comes from the
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Fig. 10. Average capture time τc cumulative distributions plotted at
VG = 1 V with NT = 1012 cm−2 (a) with and (b) without variability. Aver-
ages and standard deviations are as follows. (a) (τC ) = [0.043; 0.086; 1.7] s,
σ(τC ) = [0.025; 0.0074; 7.9] s. (b) (τC ) = [0.037; 0.086; 1] s,
σ(τC ) = [0.0074; 0.0055; 0.54] s.
Fig. 11. BTI charge impact on threshold voltage in presence of a Poissonian
number of traps evaluated at (a) NT = 5 × 1011 cm−2, (b) NT = 1012 cm−2,
and (c) NT = 1012 cm−2 without variability.
3-D nonuniform electrostatics. Note that the limited range of
dispersion compared with the experimental results [20] is due
to the fixed value adopted in simulation for trap level, trap
depth, and trap activation energy.
Fig. 11(a)–(c) shows the stochastic time-dependent BTI
threshold voltage traces at two different trap densities with
and without SV. Dispersion in the BTI charging curves
comes from both the DVT variability and the time constants
variability [21], [28].
As expected, planar transistors are susceptible to the largest
BTI-induced threshold voltage shifts and dispersion. The dif-
ferences between the bulk and SoI architectures are mainly
due to different sensitivity to trap-induced VT shifts: the RDF-
induced fluctuations are indeed responsible for the extreme
behavior of several bulk devices. On the contrary, FinFETs
gain significant advantage from both smaller dispersion of
the threshold voltage shifts and higher average value of the
trapping time constants. However, contrary to the planar
transistors, the dispersion of BTI traces in the FinFET case
is mainly due to time constants dispersion, which derives
principally from the traps positions, as shown by Fig. 9.
The SV impact comes mostly from LWR, as shown by Fig. 10.
It is worth noting that for all devices, the dispersion is widely
enhanced by the Poissonian variations in trap numbers from
device to device.
With the simulation of BTI charging traces, we show in
Fig. 12(a), the proportion of devices reaching a failure criterion
equivalent to 30 mV of threshold voltage shift during the
stress time. As suggested already by Fig. 8, for a 30-mV failure
Fig. 12. (a) Percentage of failed devices at NT = 1012 cm−2 for an
increasing stress time and (b) distribution of time to failure for the failed
devices. Failure criteria is VT = 30 mV; all variability sources are included.
Fig. 13. (a) Normalized VT shift versus trap density and (b) number of
filled traps versus average impact on VT ; in this case, the slope gives the 3-D
capacitor, almost equal for all devices to 58 aF.
Fig. 14. (a) σ Vt increase versus trap density and (b) VT shift and VT
standard deviation versus trap density.
criterion the maximum number of failed bulk devices (25%)
is much higher than the one of FDSoI (19%) and FinFETs
devices (17%). Please note that the saturation of the number
of failed devices is because we are neglecting the creation
of new traps during stressing time. As shown in Fig. 11 in
bulk transistors, the device failure occurs almost half decade
earlier than in FDSoI. For FinFETs, the first failure occurs
two decades later compared with bulk. These observations
are confirmed by the time-to-failure distributions shown in
Fig. 12(b). The average time to failure for bulk transistors is
one order of magnitude faster than for the FDSoI transistors
and four orders of magnitude faster than for FinFETs. The
same trend is also maintained for the standard deviation of
these distributions.
Figs. 13 and 14 summarize our analysis comparing the
VT variability induced by BTI for the three architectures.
Fig. 13(a) shows the normalized average threshold shift
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increase with the average number of charged traps, while
Fig. 13(b) shows that the same 3-D capacitance determines the
average impact of traps. It is very important to note that the
BTI-induced VT variability is negligible when compared with
the already large RDF-induced VT variability in bulk tran-
sistors [29], [30], as shown in Fig. 14(a). On the contrary,
BTI plays a main role in determining the VT dispersion
during stressing time in SoI and FinFET devices, as shown in
Fig. 14(b). In particular, the planar SoI architecture shows the
largest relative σ VT increase due to BTI. However, in terms of
absolute VT deviation due to BTI, both planar SoI and FinFET
devices exhibit robustness and, in turns, both of them offer a
larger reliability-aware design margin when compared with the
planar bulk architectures.
IV. CONCLUSION
In this paper, we have presented a comprehensive compari-
son of the statistical reliability of bulk and FDSoI MOSFETs
and FinFETs. The time-dependent simulation of the evolution
of BTI-induced SV shows that the planar SoI and the multigate
approaches to device scaling are more robust and offer more
design margin when compared with the planar conventional
bulk approach. The results here presented also highlight the
design challenges associated with time-dependent variabil-
ity next generation CMOS technologies and corresponding
devices.
ACKNOWLEDGMENT
The authors would like to thank Brown for the helpful
discussions on FinFET architectures and the design of FinFET
template.
REFERENCES
[1] A. Asenov, A. R. Brown, J. H. Davies, and S. Saini, “Hier-
archical approach to ‘atomistic’ 3-D MOSFET simulation,” IEEE
Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 18, no. 11,
pp. 1558–1565, Nov. 1999.
[2] J.-P. Colinge, “Multiple-gate SoI MOSFETs,” Solid-State Electron.,
vol. 48, no. 6, pp. 897–905, 2004.
[3] J. H. Kuhn, “Considerations for ultimate CMOS scaling,” IEEE
Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 59, no. 7,
pp. 1813–1828, Jul. 2012.
[4] A. R. Brown, A. Asenov, and J. R. Watling, “Intrinsic fluctuations in
sub 10-nm double-gate MOSFETs introduced by discreteness of charge
and matter,” IEEE Trans. Nanotechnol., vol. 1, no. 4, pp. 195–200,
Dec. 2002.
[5] A. V. Y. Thean, Z. H. Shi, L. Mathew, T. Stephens, H. Desjardin,
C. Parker, et al., “Performance and variability comparisons between
multi-gate FETs and planar SoI transistors,” in Proc. IEDM, Dec. 2006,
pp. 630–633.
[6] K. V. Aadithya, A. Demir, S. Venugopalan, and J. Roychowdhury,
“SAMURAI: An accurate method for modelling and simulating non-
stationary random telegraph noise in SRAMs,” in Proc. Design, Autom.
Test Eur. Conf. Exhibit., Mar. 2011, pp. 1–6.
[7] K. Takeuchi, T. Nagumo, and T. Hase, “Comprehensive SRAM design
methodology for RTN reliability,” in Proc. Symp. VLSI Circuits,
Jun. 2011, pp. 130–131.
[8] M. Toledano-Luque, B. Kaczer, J. Franco, P. J. Roussel, T. Grasser,
T. Y. Hoffmann, et al., “From mean values to distributions of BTI
lifetime of deeply scaled FETs through atomistic understanding of the
degradation,” in Proc. Symp. VLSIT, Jun. 2011, pp. 152–153.
[9] T. Grasser, B. Kaczer, W. Goes, H. Reisinger, T. Aichinger, P. Hehen-
berger, et al., “The paradigm shift in understanding the bias temperature
instability: From reaction–diffusion to switching oxide traps,” IEEE
Trans. Electron Devices, vol. 58, no. 11, pp. 3652–3666, Nov. 2011.
[10] B. Kaczer, T. Grasser, P. J. Roussel, J. Franco, R. Degraeve,
L.-A. Ragnarsson, et al., “Origin of NBTI variability in deeply scaled
pFETs,” in Proc. IRPS, May 2010, pp. 26–32.
[11] X. Wang, A. R. Brown, C. Binjie, and A. Asenov, “Statistical variability
and reliability in nanoscale FinFETs,” in Proc. IEEE IEDM, Dec. 2011,
pp. 541–544.
[12] B. Cheng, A. Brown, S. Roy, and A. Asenov, “PBTI/NBTI-related
variability in TB-SoI and DG MOSFETS,” IEEE Electron Device Lett.,
vol. 31, no. 5, pp. 408–410, May 2010.
[13] (2013). GSS Commercial Documentation [Online]. Available:
http://www.goldstandardsimulations.com
[14] G. Roy, A. R. Brown, F. Adamu-Lema, S. Roy, and A. Asenov,
“Simulation study of individual and combined sources of intrinsic
parameter fluctuations in conventional nano-MOSFETs,” IEEE Trans.
Electron Devices, vol. 53, no. 12, pp. 3063–3070, Dec. 2006.
[15] A. Asenov, A. R. Brown, and J. R. Watling, “Quantum corrections in
the simulation of decanano MOSFETs,” Solid-State Electron., vol. 47,
no. 7, pp. 1141–1145, 2003.
[16] S. M. Amoroso, L. Gerrer, S. Markov, F. Adamu-Lema, and A. Asenov,
“Comprehensive statistical comparison of RTN and BTI in deeply scaled
MOSFETs by means of 3D ‘atomistic’ simulation,” in Proc. ESSDERC,
Sep. 2012, pp. 109–112.
[17] L. Gerrer, S. M. Amoroso, S. Markov, F. Adamu-Lema, and A. Asenov,
“Impact of random dopant fluctuations on trap-assisted tunnelling
in nanoscale MOSFETs,” Microelectron. Rel., vol. 52, nos. 9–10,
pp. 1918–1923, 2012.
[18] S. M. Amoroso, A. Maconi, A. Mauri, C. M. Compagnoni, E. Greco,
E. Camozzi, et al., “3D Monte Carlo simulation of the programming
dynamics and their statistical variability in nanoscale charge-trap mem-
ories,” in Proc. IEEE IEDM, Dec. 2010, pp. 540–543.
[19] M. Kirton and M. Uren, “Noise in solid-state microelectronics: A new
perspective on individual defects, interface and low frequency (1/ f )
noise,” Adv. Phys., vol. 38, no. 4, pp. 367–468, 1989.
[20] T. Grasser, H. Reisinger, P. J. Wagner, and B. Kaczer, “Time-
dependent defect spectroscopy for characterization of border traps in
metal-oxide-semiconductor transistors,” Phys. Rev. B, vol. 82, no. 24,
pp. 245318-1–245318-10, 2010.
[21] S. Markov, L. Gerrer, S. M. Amoroso, F. Adamu-Lema, and A. Asenov,
“Time domain simulation of statistical variability and oxide degradation
including trapping/detrapping dynamics,” in Proc. Int. Conf. SISPAD,
2012, pp. 157–160.
[22] S. Markov, C. Binjie, and A. Asenov, “Statistical variability in fully
depleted SoI MOSFETs due to random dopant fluctuations in the source
and drain extensions,” IEEE Electron Device Lett., vol. 33, no. 3,
pp. 315–317, Mar. 2012.
[23] Y. Yang, S. Markov, B. Cheng, A. S. M. Zain, X. Liu, and A. Asenov,
“Back-gate bias dependence of the statistical variability of FDSoI
MOSFETs with thin box,” IEEE Trans. Electron Device, vol. 60, no. 2,
pp. 739–745, Feb. 2013.
[24] A. Asenov, R. Balasubramaniam, A. R. Brown, and J. R. Davies, “RTS
amplitudes in decananometer MOSFETs: 3-D simulation study,” IEEE
Trans. Electron Devices, vol. 50, no. 3, pp. 839–845, Mar. 2003.
[25] K. Sonoda, K. Ishikawa, T. Eimori, and O. Tsuchiya, “Discrete dopant
effects on statistical variation of random telegraph signal magnitude,”
IEEE Trans. Electron Devices, vol. 54, no. 8, pp. 1918–1925, Aug. 2007.
[26] M. F. Bukhori, S. Roy, and A. Asenov, “Statistical aspects of reliability
in bulk MOSFETs with multiple defect states and random discrete
dopants,” Microelectron. Rel., vol. 48, nos. 8–9, pp. 1549–1552, 2008.
[27] A. Subirats, X. Garros, J. El Husseini, C. Le Royer, G. Reinbold,
and G. Ghibaudo, “Impact of single charge trapping on the vari-
abiltiy of ultrascaled planar and trigate FDSoI MOSFETs: Experiment
versus simulation,” IEEE Trans. Electron Devices, vol. 60, no. 8,
pp. 2604–2610, Aug. 2013.
[28] T. Grasser, B. Kaczer, W. Goes, H. Reisinger, T. Aichinger,
P. Hehenberger, et al., “Recent advances in understanding the
bias temperature instability,” in Proc. IEEE IEDM, Dec. 2010,
pp. 441–444.
[29] B. Kaczer, J. Franco, M. Toledano-Luque, P. J. Roussel, M. F. Bukhori,
A. Asenov, et al., “The relevance of deeply-scaled FET threshold voltage
shifts for operation lifetimes,” Microelectron. Rel., vol. 52, nos. 9–10,
pp. 1918–1923, 2012.
[30] A. Asenov, B. Cheng, D. Dideban, U. Kovac, N. Moezi, C. Millar,
et al., “Modeling and simulation of transistor and circuit variability and
reliability,” in Proc. CICC, 2010, pp. 978–986.
Authors’ photographs and biographies not available at the time of
publication.
